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Conclusions: A simple, novel RC-coupling-based ESD protection 
circuit is designed and implemented in 0.35 pm plain CMOS to 
realise ultra low triggering. The new concept is proved by both 
simulation and tests. The low V,, of 7 V, a 60% and 28% reduction 
over a plain SCR and LVSCR, respectively, makes RC-SCR a viable 
ESD protection solution for CMOS mixed-signal and RF ICs. 
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Digital-domain self-calibration technique for 
video-rate pipeline A/D converters using 
Gaussian white noise 
J. Goes, N. Paulino and M.D. Ortigueim 
A digital-domain selfsalibmtion technique for video-rate pipeline 
AID converters based an a Gaussian white noise input signal is 
presented. The pmposed algorithm is simple and efficient. A design 
example is shown 10 illustrate that the overall linemiry of a pipeline 
ADC can be highly improved using this technique. 
Introduction: A broad area of applications with enhanced perfor- 
(ADCs) employ pipelining as a means of relaxing the speed require- 
ments of the analogue components. Such architectures use a cascade 
of stages comprising a low-resolution flash quantiser and a multi- 
plying digital-to-analogue converter (MDAC), which computes and 
amplifies the residue for the next stages. As a consequence, the 
precision requirements are more critical in the Front-end stage of 
the pipeline, which must exhibit the accuracy ofthe overall ADC, and 
are progressively relaxed towards the last stage. Without using either 
trimming or self-calibration techniques, the overall resolution of lhese 
ADCs is limited by the linearity and gain errors of the front-end 
MDACs. These errors are bounded around the 8 to 10 bit level by the 
component matching accuracy of most CMOS processes available 
today. As trimming is expensive, self-calibration either in the analo- 
gue or in the digital domain must be considered for extending the 
resolution of such ADCs above 10 bits. The analogue techniques 
proposed in the literature require separate calihration DACs and 
precision analogue components [ I ,  21. Although, digital calibration 
techniques do not require sophisticated analogue circuiw they put an 
extra burden on the digital part [3 ,  41. Furthermore, the MDAC of a 
calibrated stage has to be modified (introduction of many addilional 
switches) to perform the required code-error measurements [4 ] .  
Moreover, the technique proposed in [3]  can only be employed in 
1.5 bit MDACs an4 therefore, it is not suitable fix power-optirnised 
high-resolution architectures where multihit rather than single-bit 
front-end stages are preferred [ S I .  
Proposed technique: The technique proposed in this Letter consists 
of applying a Gaussian white noise (GWNj stimulus to the ADC and 
calculating the calibrating codes from the histogram of the output 
codes. There are several advantages of this digital-domain self- 
calibration technique when compared with those reported in [3, 41: 
(i) the entire ADC does not need to be modified; (ii) it is suitable for 
ADCs with multibit front-end stages; (iii) wideband (2FJ GWN is 
relatively easy to generate on-chip using a lateral PNP transistor 
followed by a gain-stage and by a switched-capacitor programmable- 
gain amplifier (PGA) for standard-deviation adjustment; on-chip self- 
testing can be performed; (iv) GWN having a uniform power spectral 
density allows a full-speed characterisation of the ADC [6 ] ;  and (v) 
the use of a cumulative technique (histogram) will eliminate uncer- 
tainties from the calibrating codes due to noise. 
In an N-bit pipeline ADC comprising an M,-bit front-end stage and 
Ns stages, the overall linearity is mainly limited by the mismatches in 
the first stage. A typical conversion characteristic consists basically on 
ZM' segments dislocated from an 'almost' ideal straight line. The digital 
amounts of dislocation can be measured during a calibration cycle and 
stored in a memory These ZM' calibrating codes can be addressed later 
and recalled during normal conversion mode, using the come digital 
outputs from the first stage MI-bit quantiser, ;md the conversion 
characteristic moved back to the ideal line by digitally submcting 
these codes. Applying centred GWN to the input of the ADC, a 2(''t2' 
bins histogram can be computed by counting the number of occurrences 
of the output codes inside the corresponding bins defined by the 
(MI + 2 )  bits of the output code. This histogram, m i ] ,  will have a 
Gaussian shape, more or less 'distorted' by the existing deviativns of 
the segments. Assume now that there is a specific table, nil, with 
2""" values, truncated and stored in a memory, and defined by 
where A[i] represents the ideal 2(M1+2J histogram produced mathema- 
tically using a Gaussian distribution function with p=2"" and 
0 = 2 ( ~ - ' ) / 2 .  n i l  is used to normalise mi], resulting, in the ideal 
case, in a histogram with 2'"-'M1+2)) occurrences in each bin. The 
differences from this expected value can be used to calculate the 
calibrating codes. Thus, assuming a large number of samples, n, 
these differences are given by 
~ [ ~ l .  [ i ] / 2 M t Z )  - 2(n-(MI+V) 
D[i] = 
the number of samples, below the mid-scale code, NN. Since differential 
MDAC implementations usually exhibit code-error symmehy around 
the most-significant bit transition, only 2"' - I '  calibrating codes have 
to be found. Using D[i], 2""'' segment deviations, Dev[k], can he 
determined according to: 
I 
j =O 
Dedk] = E [ D [ k .  2"'-IJ +,I +0[2"'+*' - k I 2"'-') + j ] ]  
The gain error of the ADC, E ~ ~ , N ,  as well as the 2"" calibrating codes, 
CcoDdk), can he found according to 
C c o ~ d l )  = -&GAIN = -0.5 E D 4 k I  
Cco&k) = - 1) + 0.5,  Dev[k], 
CcoDE(k) = -Cc0DE(2MJ - k + 1). 
2IUI-1, 
k=t 
1 i k 5 2(M1-1' 
k > 2 @ - ' )  
The number of samples in each bin is described by the binomial 
distribution, B ( p = n  .p[17, a=& .p[ i ]  . (n-p[i])) ,  wherep[i] repre- 
sents the probability of a given sample falling into the ith bin (that 
depends on the bin width). For an accuracy of 0.25 LSB at N-bit, if the 
standard deviation of the noise generator is adjusted to f 2 a  compared 
to the full-scale of the converter and for a 3a yield, n must verify 
'"i""'"'p"'I 
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Results: To validate the theoretical findings and assess the perfor- 
mance of the proposed technique an N =  12 bit pipelined ADC with 
digital correction and oveltlowlundeltlow detection was modelled 
using MATLAR code. A three-bit per-stage architecture (MI =3 hit) 
was adopted. The main static non-ideal effects were included, namely 
the offset voltages in the comparators of the quantisers and the 
matching accuracy (9 bit) in the capacitor arrays in all MDAC 
blocks. The input-referred thermal noise of the ADC was also 
included and defined at OSLSR below the quantisation noise. 
During the initial step of the calibration, the standard deviation of 
the GWN generator was adjusted to f 2 a  as required by measuring 
the counts in bins q l ]  and H[32] and digitally adjusting the gain of 
the OWN generator (through the PGA). An amount of n=2" 
samples was then used to compute the histogram 4 i ]  with 32 bins. 
Figs. la and b show the histograms of mi] and D[i], respectively. 
Figs. 20 and b show, respectively, an INL before and after calibration, 
measured using a static method by sweeping the input of the ADC 
with a full-scale ramp with steps of 118 LSB at 12 hit. The initial INL 
errors are at the 9 bit level and after calibration the observed linearity 
is approximately +0.6/-0.8 LSR at the 12 hit level. Several simula- 
tions were canied out and the maximum INL errors after calibration 
were always within f l  LSB, since 1 hit is lost due to the accumula- 
tion of the digital truncation errors. 
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Dual-mode pipeline A/D converter for direct 
conversion receivers 
L. Sumanen and K. Halonen 
An embedded dual-mode 8 bit 1115.36 MSIs CMOS pipeline AID 
conveMr for 2G and 3G multimode direct conversion receivers in 
presented. Power dissipation is minimised by optimising the architec- 
hlre and by "titising voltage reference circuitry and operational 
amplifier, which are reconfigred behveen the omow- and wide- 
band modes. 
Inrroduction: Third generation (3G) systems are currently being 
utilised. However, the high costs of the required new infrastructure 
mean that second generation (2G) cellular systems are still used 
alongside them, at least in rural areas-= need for multimode 
transceivers is evident. To keep the size, cost, and power dissipation 
of such devices attractively low, as many building blocks as possible 
must he shared between different systems, including the analogue 
front-end. The direct-conversion receiver architecture offers high 
integration density and adaptation capability. Reconfigurable 
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